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ABSTRACT 
The trend in high-performance digital receivers is to configure the analog-to-digital 
converter (ADC) directly after the antenna and low noise amplifier. Direct digitization of 
wideband antenna signals can be realized using Mach-Zehnder interferometers (MZI) to 
efficiently fold the RF signal into the optical domain.  The robust symmetrical number 
system (RSNS) is a modular scheme formed using 2N ≥  integer sequences and insures 
that any two successive vectors or paired terms from all N sequences differ by only one 
integer (integer Gray code property). A photonic ADC preprocessing architecture using 
the RSNS uses a modulus im  number of comparators at the output of each 
MZI/photodetector. The total number of comparators with a logic “1” in each channel 
represents the integer values within each RSNS sequence. The dynamic range  M  is the 
greatest length of combined sequences that contain no ambiguities. In this thesis a novel 
photonic ADC approach is described in which the dynamic range is extended by 
including in  M , the smaller sequence lengths without ambiguities that are adjacent to the 
 M sequence. To demonstrate the concept, the input signal is applied to N = 3 MZIs with 
[789]Tim =  comparators in each channel. To determine the correct sequence for the input 
signal, two additional comparators are used whose logical outputs control a RSNS-to-
binary conversion algorithm in a field programmable gate array (FPGA). By including 
the two additional sequence lengths, the extended-RSNS preprocessing approach is able 
to increase the 7-bit (   133M = ) design to a 8-bit (   239M = ) design. Many of the 
preprocessing functions in the photonic design limited the performance of the ADC and 
were due to instabilities in the analog circuits. These limitations were also eliminated in 
this thesis by including in the FPGA, the DC bias necessary to phase align the MZI 
transfer functions, the post-detection low pass filtering, and the minimum and maximum 
signal level detections required to match the detected signal amplitude range to the range 
required by the comparators. Simulation results are shown to verify the feasibility of the 
concepts that are presented. Future efforts to be explored include optimization of the 
extended-RSNS FPGA control logic and experimental testing of the design using 
 vi
wideband components. Also to be investigated is the incorporation of more than two 
adjacent sequence lengths to further extend the dynamic range. 
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EXECUTIVE SUMMARY 
For the last three decades, we have been processing signals from the analog world with 
digital technology. Analog-to-Digital Converters (ADC) are the key front end element in 
most of commercial and military systems including communications equipment, medical 
imaging, radars. In both the commercial and military areas, ADCs are needed that operate 
at higher speed, higher bandwidth, higher resolution and lower power. Also most military 
applications have size, weight and power (SWaP) limitations. Next-generation ADCs 
should address these problems.  
ADCs are widely used in all-electronic form, which means from sampling of the 
analog signal to the generation of its digital representation that signal is done entirely in 
the electronic domain. All-electronic ADCs have speed, clock jitter and power problems. 
To address these problems, with the advances in manufacturing of electro-optic devices, 
photonic ADCs been studied in the last two decades.  
In this thesis, a photonic-assisted ADC using Robust Symmetrical Number 
System (RSNS) was built and tested. A RF signal is applied to the RF port of three Mach-
Zehnder Interferometers (MZI) for amplitude modulating the laser intensity. The 
modulated laser signal converted to electrical signal by photo detectors and sampled by 
comparator banks before processed digitally by a Xilinx Virtex V FPGA. 
The thesis covers the mathematical theory behind RSNS and application to into 
optical and electronic devices. The dynamic range (DR) limit of a photonic RSNS ADC 
with [789]Tim =  is   133M = . A novel approach studied in this study increases dynamic 
range with minimal added devices and system complexity. This approach adds 1-bit of 
resolution over the RSNS [789]Tim = design. DR which is enabled by recombining of 
neighbor paired symmetrical residue sequences in the fundamental period of the RSNS 




Figure   Combining of Adjacent Dynamic Ranges in the three channel 
RSNS            [789]Tim =  with a left shift of [012]Tis = Encoding System. 
The thesis also addresses unique ideas to reduce system complexity and improve 
reliability by removing some external devices and signal conditioning circuits, and 
discuss various implementing schemes in the FPGA. The theory of DR extension 
simulated in MATLAB and LABVIEW and after verification of the proposed DR 
improvement new design is tested. The experimental results show promising usage for 
future for the photonic RSNS ADC designs.  
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I. INTRODUCTION 
A. PHOTONIC FOLDING ANALOG TO DIGITAL CONVERTERS 
Analog-to-digital converter (ADC) technology is widely used in military systems 
such as electronic warfare, radar, communication and unmanned aerial systems. ADC 
applications demand higher bandwidths, high-speed and high-resolution. While advances in 
electronic ADCs are remarkable, their performance is limited by timing-jitter. To overcome 
this limitation, several photonic ADC architectures have been proposed. These 
architectures offer several advantages that can be used to improve system capabilities of 
several military applications.      
A commercial all-photonic ADC is still not available today. However, recent 
developments in silicon photonics have been promising and have enabled researchers to 
fabricate and demonstrate a 60-GHz photonic millimeter-wave links using advanced 
photonic components. In [1], a 7.5 gigabits per second (Gb/s) error-free transmission was 
demonstrated using the radio-over-fiber technology. These innovations offer several 
advantages such as immunity to electromagnetic interference, wideband frequency 
spectrum, compactness, and tune ability.  Additionally, photonics technology offers an 
ultra-fast optical sampling capability for high-speed data conversion.  With these 
advantages, the use of photonic transceivers may soon be realized as the technology 
matures.               
Research in photonic ADCs started in the 1970s.  One of the first known photonic 
ADC techniques was demonstrated in [2].  Using four Mach-Zehnder interferometers 
(MZI), a 4-bit photonic ADC with Gray-code characteristics was achieved.  This one bit 
per interferometer scheme was further improved with a different variation and 
demonstrated with a sampling rate of 1 gigasamples per second (GS/s) with a 2-bit 
resolution [3].  By the 1990s, research and development in photonic ADCs had surged 
rapidly, and researchers were able to demonstrate high-speed, high-resolution and low-jitter 
sampling techniques.      
A unique preprocessing technique that started in the 1990s is the time-stretch ADC 
presented in [4], [5].  This technique enhances the performance of an electronic ADC by 
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stretching the analog signal in the time domain. Consequently, the effective sampling rate 
and input bandwidth of the ADC are increased.  Using this technique, a sampling rate of 
130 GS/s has been demonstrated with 7 effective number of bits (ENOB).  
In [6], photodetector responsivity issue was addressed regarding photonic sampled 
ADCs. To effectively process the samples, a photodiode must turn on and off rapidly.  To 
ease the problem of ultra-fast sampling using a moderate-speed ADC, time-division and 
wavelength division techniques have been proposed.  A scheme that uses a wavelength-
interleaved photonic sampler was shown in [7].  This system uses a mode-locked laser and 
multiplexer to achieve parallel digitization.  The use of wavelength-interleaved pulses 
reported a 7 bit ENOB with a sampling rate of 18 GS/s.  In [8], a variation of this scheme 
was demonstrated using a 1:8 time-division optical demultiplexing with a 4-bit ENOB and 
100 GS/s sampling rate. Another demonstration using a 1-to-4 optical time-division 
demultiplexer achieved a high-linearity ADC with a 208 megasamples per second (MS/s) 
sampling rate and 12 effective bits [9].   In [10], an ADC with 80 GS/s sampling rate is 
demonstrated by Jiang et al. using mode-locked lasers and a dispersive fiber.      
In [11] and [12] a different approach was followed using an ultra-fast sample and 
hold circuit. The circuit uses low-temperature (LT)-grown GaAs metal-semiconductor-
metal (MSM) photoconductive switches integrated with a Si-CMOS ADC.  Samples are 
taken using a short-pulse laser to activate the switches for hold capacitors.  A 160 MS/s 
sampling rate with 3.5 ENOB has been achieved using this design.  Another ADC structure 
that uses 0.13-μm CMOS technology was presented by Wang and Liu.  This flash ADC 
design uses an interpolating architecture to reduce the number of amplifiers and scales 
inversely the transistor size of the cascaded stages to enhance the bandwidth [13].  The 
ADC achieved 5 GS/s with a 4-bit ENOB for a 200-MHz input signal.   
The ADCs that were discussed so far use a combination of photonic and electronic 
devices. An all-photonic (optically sampled and quantized) ADC concept has also been 
studied and simulated [14], [15].  The concept employs a sample and hold technique using 
a tunable laser to encode an electrical signal.  A sample and hold circuit controls the output 
of the tunable laser.  The laser output splits and directly goes into a bank of filters.  Each 
filter represents a binary digit and is designed to adjust the energy of the optical beam to 
represent either logic “0” or “1” at the photodetector.  The concept simulation reported a 4-
bit ADC output.  Oda and Maruta also proposed an all-optical ADC [16].  Quantization is 
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realized by slicing the spectrum from ultraviolet to near infrared with an AWG and 
directing each wavelength band into a photodiode. A 2-bit photonic quantizer was 
demonstrated using this all-photonic scheme.    
Integration of photonics technology in ADCs offers solutions to achieve higher 
sampling rates that electronic ADCs cannot accomplish. With the advances in photonics 
technology, an integrated ADC may soon be realized by combining photonic and electronic 
devices in a single microchip [17]. 
B. SUMMARY OF RECENT RESEARCH 
A preprocessing method based on a robust symmetrical number system (RSNS) has 
been proposed for use in both electronic and photonic [18] ADCs. In [19, 20] a 43-level 
(>5-bit) ADC was investigated using a 3-channel RSNS [345]Tim = design. The study used 
electronic circuits to fold an input signal and then process it via an RSNS-to-binary circuit. 
Later in [21] a 3-channel RSNS with [789]Tim =  was designed and showed an   126M =  
( <7-bit) resolution ADC is possible. The study investigated the use of MZIs to fold the 
input signal, to allow more bandwidth than electronic circuits. In [22] and [23] a 3-channel 
RSNS using [789]Tim =  ADC with   133M =  ( >7-bit) resolution was simulated, but could 
only go up to   53M =  due to stability issues of the MZIs they used. 
The ambiguities in the DR of the RSNS [789]Tim =  design in [21] were eliminated 
by an additional digital logic circuit (discussed in [22]). With that solution, the DR was 
increased from   126M =  [21] to   133M =  [22]. 
C. PRINCIPAL CONTRIBUTIONS 
The principal contributions can be divided into two parts. First, the drawbacks of 
the former design were removed or enhanced without sacrificing the dynamic range of the 
photonic RSNS with [789]Tim = These include replacement of the RF gain circuits with 
synchronized signal generators, removal of the external DC voltages for each MZI and 
replacement of the analog signal conditioning circuits at the output of the photodetector 
circuit. In [23] a single signal generator is fed into three parallel channel amplification 
circuits to apply gains 1K , 2K and 3K  for channels 1, 3 and 3, respectively. According to 
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the RSNS theory, channels with smaller moduli have a higher number of folds required. If 
half-wave voltages of the MZIs are the same 3 2 1 1K K K< < = should be selected to provide 
a correct number of RSNS folds for signal encoding at the MZIs. After setting 1 1K = , 2K  





















⎛ ⎞= ⎜ ⎟⎜ ⎟⎝ ⎠
⎛ ⎞= ⎜ ⎟⎜ ⎟⎝ ⎠
                                                         (1) 
where 2 , 1, 2,... .
im i
P Nm i N= =  
It is experienced that as the frequency of the analog signal changes, the gain values 
change requiring extensive tuning to reset them. So, for robust operation the stages are 
replaced with three signal generators and the gain ratios were entered into the signal 
generators. 
 The DC voltages were applied to the DC ports of the MZIs for aligning the correct 
phases of the photonic folding waveforms in all three channels of the RSNS system.  Since 
the DC voltages remain constant only if the sampling frequency stays constant, it was 
hypothesized that the phase shift could be implemented at the output of the comparators, 
since after the comparators, the signals are digitally encoded. This scheme improved the 
time required for moving from a one sampling frequency to another sampling frequency 
faster than in the previous design in [23]. 
Other improvements include the removal of the signal conditioning circuits at the 
output of the photodetectors. They were designed to implement the amplification, DC 
offset removing and low pass filtering of the photodetector output electrical signals. Since a 
Field Programmable Gate Array (FPGA) is used for generating the binary representation of 
the input analog signal, the analog signal conditioning circuits were replaced with the 
corresponding digital circuits by moving the signal conditioning task into the FPGA 
hardware. The digital replacement of these sections ended with a remarkable decrease in 
the ADC encoding errors. It is foreseen that processing in the digital domain will bring 
freedom for a wide range of operating bandwidths without worrying about the non-linearity 
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or gain-bandwidth dependence of the operational amplifiers as the signal frequency 
changes. 
Secondly, using the RSNS’s unique number sequence features, novel opportunities 
to increase the DR were investigated. Past methods that were investigated include using 
higher a number of RSNS channels, which require more MZIs hence more optical and 
electrical power, additional signal conditioning circuits, and more photodetectors. 
Switching to a higher coprime moduli set to achieve a higher DR while keeping the number 
of channels (MZIs) in the photonic RSNS was also investigated. In this case, it was shown 
in [19] that the ADC is more noise sensitive due to an increase in comparator threshold 
levels. The method investigated in this thesis has two unique ways to increase the DR. The 
first one is the dynamic sliding window approach, which has limitations and is not scalable. 
It is discussed as a possible scheme to increase the DR but not implemented. The second 
scheme to increase the DR called as extended-RSNS, uses two external comparators that 
are connected to the RF input signal. These outputs of the comparators are fed to an 
extended-RSNS-to-binary logic block to assist in the DR segmentation and recombining 
process. This method was simulated and implemented, since it is scalable and more stable.  
Within the digital design stage of the extended-RSNS approach, three architectures 
for DR segmentation and recombining are discussed. Both simulation and realization of the 
extended-RSNS design are accomplished. The Extended-RSNS theory is verified using 
MATLAB and then simulated in the LABVIEW environment. Once the simulation results 
are consistent with the theory and demonstrated in MATLAB, the experimental setup was 
tested and verified.  
D. THESIS OUTLINE 
Chapter II of this thesis explains the RSNS theory and its application in analog-to-
digital conversion.   
Chapter III describes how the photonic ADC experimental architecture was 
designed and implemented. 
In Chapter IV various schemes for the DR improvement in the photonic RSNS 
ADC are presented.  
Chapter V contains the simulations stages of the proposed design and  
Chapter VI discusses the realization of the extended-RSNS scheme.  
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Chapter VII shows the measured performance parameters of the ADC and VIII 
contains the conclusions and suggestions for future research.   
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II. ROBUST SYMMETRICAL NUMBER SYSTEM 
A. RSNS THEORY 
The RSNS is a modular system consisting of 2N ≥ integer sequences with each 
sequence associated with a coprime modulus im .  Due to the presence of ambiguities, the 
set of integers within each RSNS sequence do not form a complete residue system. A set of 
integers 0 1 1, , , (mod )mb b b m−K form a complete residue system if (mod )kb k m≡  for 
0,1, , 1k m= −K [24]. The ambiguities within each modulus sequence are resolved by the 
use of additional moduli and considering the vector of paired integers from all N sequences. 
The RSNS is based on the following sequence: 
{ } [0,1,2, , 1, , 1, ,2,1]x m m m′ = − −K K                                              (2) 
To form the N-sequence RSNS, each term in (2) is repeated N times in succession. 
The integers within one folding period of a sequence are then 
{ } [0,0 ,0,1,1, ,1, , 1, , 1,
             , , , 1, , 1, ,1, ,1]
hx m m
m m m m m
= − −
− −
L L L L
L L L L
                                       (3) 
This results in a periodic sequence with a period of [25] 
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im i
P Nm=                                                          (4) 
That is, each RSNS sequence contains im integers with the folding period of each 
sequence equal to 2 iNm . The construction of the N sequences ensures that any two 
successive RSNS vectors (paired integers from the N sequences), differ by only one integer 
resulting in an integer Gray code property.  
Each sequence corresponding to im , is right (or left) shifted by 1is i= −  places. The 
chosen shift values { 1 2, , , Ns s sK } must also form a complete residue system modulo N. 





{ }0, 1, 2,n∈ ± ± K  then hx  is called a symmetrical residue of 2 ih n Nm+ modulo 2 iNm .  
Let hX be the vector of N paired integers from each sequence at h where h is the position of 
the vector hX  within the RSNS. 
 
Figure 1.   Partial section of RSNS waveforms for [789]Tim =  (After [22]). 
Figure 1 shows h and hX for a partial section of an N = 3 RSNS system with 
[789]Tim =  and left shift [0,1, 2]Tis = .  For this example, for 13, [4 45]Thh X= = . Each 
integer in hX  can be generated from a thermometer code where a small bank of im  
comparators in each channel amplitude analyze the 3N =  folding waveforms. That is, each 
of the each of the integers within the sequence represents the number of thresholds that are 
crossed.  
An important consideration for any RSNS application is the calculation of the 
dynamic range Mˆ . For example, to use the RSNS to design a 8-bit ADC, it must be 
determined which combination of 2N ≥ moduli form the desired system with 8ˆ 2M ≥ . The 
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calculation of the RSNS Mˆ and the position of Mˆ  are a function of N and the choices for 
im  and is . A closed-form solution for computing Mˆ for 2N = moduli is reported in [26]. 
For 1 2 13 and 1m m m≥ = +  
1 2 13( ) 6 6 3M m m m
∧ = + − = −                                                   (5) 
For 1 25 m m≤ <  and 2 1 2m m≤ +  
 1 24 2 5M m m
∧ = + −                                                           (6) 
For 1 25 m m≤ <  and 2 1 3m m≥ +  
1 24 2 2M m m
∧ = + −                                                          (7) 





M m m= + +                                                         (8) 
where r is any integer and 1 3m ≥  [27].  An efficient algorithm for computing Mˆ  and its 
position for any general set of moduli are reported in [28].  
For this example, the vector of symmetrical residues at h = 733 are [6 4 7]ThX =   and are 
used for the prototype in this thesis. For 13, 7,r m= =  
  2 2
1 1
3 15 3 157 (7 ) (7) 7 133
2 2 2 2
M m m= + + = + + =  ,           (9) 
The set of integers that lie within the dynamic range ˆ 133M = contain no 
ambiguities. Also note in Figure 1, the integer Gray code property where any code 
transition results in just one integer changing value by 1± . 
The fundamental period for an N-sequence RSNS is: 




where  1 2, ,...,[ ]Na aa  is the least common multiple of 1 2, ,..., Na aa  or [24] 
 2f iP N m= ∏                                                          (11) 
1. RSNS-to-Binary Conversion 
One of the challenges of implementing an ADC based on the RSNS is the 
conversion of the symmetrical residue vectors to a binary code. This difficulty was 
addressed in [20] and an efficient 3-channel RSNS-to-binary conversion algorithm was 
derived and the FPGA circuit design and simulation was presented.   
Following the development in [19], [20], the RSNS-to-binary encoding process is 
for the “least positive solution.”  In Table 1, partial section of the 3-channel RSNS structure 
is shown and contains the integer values for each sequence for moduli values [7 8 9]Tim = .  
For [0 1 2]Tis = , the beginning and ending position is [733,865]h = , which represents a 
maximum system dynamic range from (9) of ˆ 133M = .     
Table 1.   Three modulus RSNS structure. 
m1=7 0 0 0 1 1 1 2 2 2 3 3 3 4 4 4 …  
m2=8 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 …  
m3=9 0 1 1 1 2 2 2 3 3 3 4 4 4 5 5 …  
h 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 …  
 
In Figure 2, the thermometer code bits are shown for [789]Tim = . The sum of the 
bits in each thermometer code represent a RSNS symmetrical residue value, which is in the 








s 1 s 16 s 15 s 14 s 13 s 12 s 11 s 10 s 2 s 27 s 26 s 25 s 24 s 23 s 22 s 21 s 20
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1
2 0 0 0 0 0 1 1 2 0 0 0 0 0 0 1 1
3 0 0 0 0 1 1 1 3 0 0 0 0 0 1 1 1
4 0 0 0 1 1 1 1 4 0 0 0 0 1 1 1 1
5 0 0 1 1 1 1 1 5 0 0 0 1 1 1 1 1
6 0 1 1 1 1 1 1 6 0 0 1 1 1 1 1 1
7 1 1 1 1 1 1 1 7 0 1 1 1 1 1 1 1
8 1 1 1 1 1 1 1 1
RSNS Thermometer Bits RSNS Thermometer Bits
 




s 3 s 38 s 37 s 36 s 35 s 34 s 33 s 32 s 31 s 30
0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 1
2 0 0 0 0 0 0 0 1 1
3 0 0 0 0 0 0 1 1 1
4 0 0 0 0 0 1 1 1 1
5 0 0 0 0 1 1 1 1 1
6 0 0 0 1 1 1 1 1 1
7 0 0 1 1 1 1 1 1 1
8 0 1 1 1 1 1 1 1 1
9 1 1 1 1 1 1 1 1 1
RSNS Thermometer Bits
 
Figure 2.   Three-modulus RSNS channel thermometer code bits (From [22]). 
B. DYNAMIC RANGE EXTENSION  
Two methods are developed for the photonic RSNS ADC DR extension; the sliding 
window approach and the segmentation approach. The first sliding window approach will 
be discussed as a theoretical study and was also simulated. The segmentation approach is 
scalable to higher DR values and has minimal errors, so it is tested in this thesis. Former 
studies [19], [20] and [22] focused on the dynamic range within the fundamental period of 
the RSNS. The algorithm in Appendix A computes the DR of a given N-channel RSNS for 
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any coprime moduli. The beginning and ending point of the 3-channel RSNS with 
[789]Tim =  in which there are no ambiguities, is illustrated in Table 3.   
Table 2.   The first 32 Begin-End Positions of the DRs in the Fundamental Period of the 
3-channel left shift [012]Tis =  RSNS with [789]Tim = .  
Begin Position  0  5  83  84  142  143  166  195  196  221  272  273  310  311  333  355 
End Position  45  129  130  194  195  212  235  236  261  318  319  362  363  385  401  451 
Length  46  125  48  111  54  70  70  42  66  98  48  90  54  75  69  97 
Index  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 
                                                  
Begin Position  411  412  437  461  462  478  479  501  544  627  628  671  733  861  869  922 
End Position  452  477  507  508  530  531  553  590  667  668  675  779  865  909  968  1034 
Length  42  66  71  48  69  54  75  90  124  42  48  109  133  49  100  113 
Index   17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 
 
The  M  is defined as the maximum length of those shown in Table 3 and is located 
at index 29. This position of  M  is used in [21] and [22]. As can be seen in Table 3, there 
are other lengths available. It should be noted that only the first 32 positions and 
corresponding length within the fundamental period are shown in Table 3. The entire set of 
positions and lengths can be generated by the MATLAB script in Appendix A. By 
inspection we observe that the beginning and ending positions overlap with the two 
neighboring sequences. Using this insight, this thesis presents a novel approach to connect 
these neighboring lengths to create a larger  M . Figure 3 demonstrates the concept of 
combining three adjacent sequences. 
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Figure 3.   Combining of three adjacent segments to extend the DR of the 3-channel RSNS 
[789]Tim = from   133M =  to   239M = . 
C. SUMMARY 
In this chapter, the RSNS theory was explained.  A brief discussion of the RSNS-to-
binary conversion was presented. The beginning and ending positions and corresponding 
lengths that contain no ambiguities is presented for [789]Tim = . The concept of dynamic 
range extension is presented where neighboring lengths about the DR are connected.  
In the next chapter, the implementation of a photonic ADC using the RSNS is 
discussed.  Hardware limitations that caused design constraints are also examined.  
Furthermore, the implementation of the FPGA extended-RSNS-to-binary logic circuit is 
explained.   
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III. PHOTONIC RSNS ADC ARCHITECTURE 
Chapter III presents the physical design of a N=3 channel RSNS photonic ADC 
including the radio frequency (RF) front end gains, the three MZIs and their folding 
waveforms, the MZI phase shift schemes, the photodetector phase and gain alignment and 
the dynamic range segmentation computation.   
A. PHOTONIC RSNS ADC FRONT END DESIGN 
In [23], implementation of 7-bit RSNS ADC with   133M = is demonstrated. This 
architecture employs a 3-modulus [789]Tim =  scheme to preprocess the antenna signal. 
In this thesis, an improved architecture with larger DR employing a 3-modulus 
[789]Tim =  scheme to preprocess the antenna signal is implemented and tested. 
Additionally, the feasibility of the segmentation concept to increase the DR is shown. 
Without any additional MZIs, only two additional comparators enabled the exploitation 
of the extra information giving 1-bit of additional resolution. 
The RSNS photonic ADC was implemented by combining the RF, photonic and 
photodetector stages. The symmetrical residues are then passed to an FPGA for the RSNS-
to-binary implementation and the generation of a digital representation of the analog input 
signal. 
In [23], various RF gain stages, photodetector gain stages and signal filtering were 
implemented for signal conditioning. The architecture was limited due to imperfections in 
the gain stages, non-linearity effects at the amplifiers and impedance mismatches. In this 
thesis the focus is on eliminating these drawbacks and show proof of concept for the new 
8-bit ADC using the extended-RSNS architecture. 
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Figure 4.   RSNS ADC block diagram. 
The block diagram of the photonic extended-RSNS ADC architecture is shown in 
Figure 4. An RF signal is received by the antenna (in this case three synchronous signal 
generators) and is split into three channels and amplified individually to the voltage 
required to generate the correct photonic folding periods for each RSNS modulus 
(channel). A 1550 nm continuous wave optical signal from a distributed feedback (DFB) 
laser is input to the three MZIs. The DFB laser output is divided into three identical paths 
by a 1-to-3 optical splitter to provide an optical signal for each MZI.  
In the MZI, interference is produced between the phase coherent light waves that 
have traveled over two different path lengths within the device. The light is input into the 
MZI through a single-mode waveguide and a beam splitter divides the light into two equal 
beams that travel through the two waveguides. The split beams then recombine in an output 
waveguide. By applying the RF voltage to a pair of electrodes about each waveguide in a 
push (pull) configuration, the effective path lengths can be made smaller (larger), 
respectively.  As a result, the RF voltage is able to amplitude modulate the output light 
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intensity by changing the phase difference (or propagation constant) between the two paths.  
The half-wave voltage Vπ is the RF voltage level needed to produce a phase difference of π  
radians between the paths. AtVπ , the resulting interference changes the output intensity 
from a maximum to a minimum (or vice versa) with 2Vπ producing a complete cycle of the 
MZI transfer function.   
The DC ports of the MZIs are used for applying the necessary phase shift to align 
the folding waveforms within each channel (recall, the RSNS sequence starts with a 
symmetrical residue vector of [6 47]ThX = ).  After amplitude modulation and phase shift 
of the folding waveform, each amplitude modulated optical signal is sent to a 
photodetector to convert the optical signal into an electrical signal. Then the 
electrical signal is amplified and amplitude analyzed by three sets of comparator banks. 
Within each comparator bank there are [789]im =  comparators and the results are passed 
to the RSNS-to-binary logic to generate a binary representation of the analog RF input 
signal. To extend the DR, this thesis uses two external comparators whose outputs are 
passed into the FPGA and then processed with the RSNS-to-binary logic. For [7 8 9]Tim = , 
both the former RSNS results and the extended-RSNS results can be observed within the 
same setup. 
B. RF GAINS AND MODULATION SCHEME 
The photonic ADC prototype was built by the combining both photonic and 
electronic devices.  It was implemented by combining several signal processing stages to 
encode an antenna signal into a 7-bit binary code [23]. 
The electro-optic amplitude modulation (folding) of the optical signal by the RF 
input signal is done using MZIs. The MZIs are electro-optic devices that are comprised of 
four components as shown in Figure 5. They include the: 
 
1) Optical splitter 
2) Two waveguides 
3) RF and DC electrodes 




              
 
Figure 5.   General structure of a Mach-Zehnder Interferometer. 
The electrical input signal (RF signal) changes the amplitude of the optical beam by 
shifting phase of optical signal in the two waveguides. This operation is continuous with a 
folding output voltage having a period of 2V π .  
 






π⎛ ⎞= ⎜ ⎟⎝ ⎠
 ,                                                    (12) 
where 0I  is the input optical intensity, V  is the applied voltage at the RF input, Vπ  is the 
MZI half-wave voltage and I is the optical output intensity. The transfer function of an MZI 
is shown in Figure 6. Since a photodetector is used to read the optical intensity, the optical 
output intensity is shown as in terms of volts.  
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Figure 6.   MZI transfer function .RF outV vs V . 
Three MZIs from EOspace are used in this thesis. Specifications for these MZIs are shown 
in Table 3. 
 
Table 3.   EOspace Mach-Zehnder Interferometer specifications. 
RSNS Channel 
Number 
Wavelength Insertion loss Half-wave 
voltage, V π  
Bandwidth 
Channel-1 1550nm < 4dB 4.2 Volts 20 GHz 
Channel-2 1550nm < 4dB 4.2 Volts 20 GHz 
Channel-3 1550nm < 4dB 4.18 Volts 20 GHz 
 
C. SIGNAL PHASE ALIGNMENT 
The modulated optical signal is converted to an electrical signal to be processed by 
the comparator banks and RSNS-to-binary logic. Three InGaAs photodetectors are used for 
this purpose. They have a 45 GHz of bandwidth at a 1550 nm wavelength with responsivity 
above 98% at this wavelength. One of the key parameter of a photodetector is the noise 
equivalent power (NEP) which reflects the internal noise power of the device per square 
root Hertz. The photodetectors have an NEP of 45pW/ Hz , which shows that the internal 
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noise is not a significant noise source for this configuration. Specifications of the 
photodetectors are given in Table 4. 
Table 4.   Photodetector specifications. 
Model Wavelength Bandwidth Responsivity Noise Equivalent Power 
New Focus 
1014 
1550 nm 45GHz 0.4 A/W  <45pW/ Hz  
 
1. Phase Shift by Mach-Zehnder Interferometer DC Port   
The folding period and comparator matching threshold values for each RSNS 
channel must be aligned in order to give the required symmetrical residues at the beginning 
of the dynamic range. The range between these points is called the dynamic range of ADC. 
As shown in [22], the beginning position of the RSNS is 733h =  and the symmetrical 
residues have values of 6, 4 and 7, respectively for a left shift [0 1 2]Tis = . Notice that 
symmetrical residues are periodic with 2
im i
P Nm= , where
1
42mP = , 2 48mP =  and 3 54mP = . 
So it is sufficient to shift channels by: 
Channel-1: 733=19 mod(42)
Channel-2: 733=13 mod(48)
Channel-3: 733= 31 mod(54)
                                                    (13) 
Table 5 shows required shift index for three channels and the respective DC voltages 
required.  
Table 5.   Phase shifts and DC voltages for each MZI. 
Channel number Required shift Required Relative shift DC voltage 
Channel 1, mod 7 733 left 19 left 14.6 V 
Channel 2, mod 8 733 left 13 left 2.4 V 
Channel 3, mod 9 733 left 31 left 5.3 V 
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2. Phase Shift by FPGA Using a Buffer Delay Path 
In this thesis, LABVIEW software from National Instruments is used for the 
simulation. This software is widely used both in industry and science. Once the simulation 
verifies the theory, it enables the developer/researcher to rapidly move to 
prototype/experiment the system with the same software blocks that are used in the 
simulation. National Instruments also provides a wide range of options for hardware such 
as real-time processors, FPGAs and ADCs.  
LABVIEW software is mainly graphical-based, unlike traditional text-based 
programming languages like C or JAVA. There are wide selections of libraries, and users 
are allowed to design their own libraries. Each fundamental software block is called a 
virtual instrument, later these blocks can be replaced with real instruments if needed during 
the experimental testing of the prototype. During the test phase of this thesis, it was noticed 
that the required DC voltage for each MZI phase shift remains constant for any particular 
implementation and that these phase shift voltage values can be implemented by delay 
paths in the FPGA.  
For the final design, with a fixed sampling frequency, the DC voltages can be 
replaced by a number of latches corresponding to the required shift for each channel. For 
the 1 2 37, 8, 9m m m= = = architecture each channel should be delayed by 19, 13 and 31 
latches, respectively. Figure 7 shows the circuit employing the delays for each channel. 
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Figure 7.   Labview discrete-time delay circuit for elimination of the external DC voltages 
used to phase shift. 
3. Phase Shift by FPGA Look-Up Table 
It was discussed that it is more efficient to implement these phase shifts in the 
digital hardware by using look up tables (LUT). Since each channel is periodic with periods 
of 42, 48, and 54, respectively, this feature allowed each channel to be shifted as in (13). 
Table 7 and 8 show the original RSNS sequences with left shift [012]Tis = and the re-
indexed RSNS sequences for channels 1, 2 and 3, respectively. 
Table 6.   Original RSNS sequence 
m1=7 0 0 0 1 1 1 2 2 2 3 3 3 4 4 4 …  
m2=8 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 …  
m3=9 0 1 1 1 2 2 2 3 3 3 4 4 4 5 5 …  






Table 7.   Shifted RSNS sequence 
m1=7 6 6 7 7 7 6 6 6 5 5 5 4 4 4 3 …  
m2=8 4 5 5 5 6 6 6 7 7 7 8 8 8 7 7 …  
m3=9 7 7 7 6 6 6 5 5 5 4 4 4 3 3 3 …  
h 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
 
Recalling that the symmetrical residues are periodic with index values 42, 48 and 
54, respectively, three LUTs of length 133 by 3 by 2 can be used to convert non-shifted 
RSNS signal into a 733 index shifted RSNS sequence starting at h=0. During the 
simulation it is observed that using LUTs yield faster sampling and faster response to the 
input signal than the DC voltage phase shift method discussed earlier. 
Unfortunately, the LABVIEW graphical software does not allow generating multi-
dimensional LUTs. Consequently an encoding circuit is used that encodes each column 
vector into a single number. This is fed into a 1-dimensional LUT, and the output of the 
LUT is then decoded again into the correct column vector again. Figure 8 shows the circuit 
emulating 3-dimensional LUT using a 1-dimensional LUT and basic digital operators. 
 
Figure 8.   3-Dimensional LUT implementation using a 1-Dimensional LUT and basic 
digital operators to employ the required phase shift to the RSNS symmetrical 
residues. 
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D. PHOTODETECTOR SIGNAL CONDITIONING 
In [23], three signal conditioning circuits are used after the photodetectors in order 
to filter the signal, remove the DC offsets and apply the required gain for the matching 
comparator voltages. In this approach signal gain and DC offset stability issues due to 
imperfections in the signal conditioning circuits were present. Since this design was 
constructed as a “proof of concept,” the signal conditioning circuits were removed and the 
filtering, amplification and DC offset removal were implemented in the FPGA hardware. 
The Virtex V FPGA supplies enough processing power such that the instabilities of the 
former design [23] are eliminated.   
1. Photodetector Signal Filtering 
Noise that is added to the photodetector output signal can cause quantization errors. 
In order to reduce the errors, noise reduction should be applied to the signal prior to the 
comparator banks. A RC low-pass filter was used in [23].  Depending on the frequency of 
the signal of interest, the cutoff frequency can be adjusted using  




RCπ=              (14) 
where R is the resistor value and C is the capacitance.  Since the analog signal conditioning 
circuits are replaced with digital counterparts, in this study an FIR filter is implemented in 
the FPGA for noise reduction. Filter parameters are calculated in MATLAB and then 
embedded into the FPGA. The low pass filter parameters are: 
Pass Band Frequency: (0-0.8) samplingf  
Stop Band Frequency: (0.8-1.0) samplingf  
Stop Band Attenuation: 20dB  
Number of Taps: 18 
Filter Coefficients:  -0.02186, 0.05254, -0.03286, 0.04705, -0.02962, 0.00486,  
                                    0.05089, -0.16167, 0.61931, 0.61931, -0.16167, 0.05089, 
                                    0.00486, -0.02962, 0.04705, -0.03286, 0.05254, -0.02186 
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The overall filtering process is depicted in Figure 9. 
 
Figure 9.   Overall low pass filtering of the photodetector output signal for noise reduction 
purpose. 
The pass band of the digital low pass filters attenuate the noise signal by 20dB. 
2. Photodetector Signal Amplification with FPGA 
The photodetectors convert the modulated optical signal in each channel into the 
electrical domain. The RSNS circuit requires the digital comparator banks for generating 
the binary representation of the analog input signal. In [22], these comparator banks 
required an input of 2.5Vpp, 5.11Vpp and 4.96Vpp for successful comparison. However, 
















                                                       (15) 
In [23], a gain circuit is used to amplify the photodetector signals to the required level. 
These amplification circuits are replaced with the digital equivalents. First the 
photodetector signals were sampled using a 4-channel 16-bit, 100kS/s, sigma-delta ADC, 
which comes as an ADC module (NI-9215) with the National Instruments Compact RIO 
hardware. Three channels of the ADC module were used for sampling of the photodetector 
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outputs. The ADC module is capable of sampling signals from -10V to +10V. In other 
words, a 20V range is mapped to 1616-bits = 2 = 65536  levels. The input signals however, 
range from 96mVpp to 140mVpp. This method enabled 8 bits of resolution for the weakest 
signal (96mVpp, channel-3). This was sufficient since the RSNS requires only 7, 8 and 9 
comparators for channels 1, 2 and 3, respectively, and each channel in the ADC has 256 
comparators.  
3. Photodetector Signal DC Offset Alignment with FPGA 
The photodetectors generate an electrical signal as an optical signal is applied at the 
input port. Although photodetector specifications show the output will be a positive voltage 
starting at 0V, a positive or negative offset voltage was observed during the experiment. An 
offset finder and removal circuit is integrated into the amplification circuit for every 
channel. This circuit is implemented digitally in the FPGA. These two processes require the 
calculation of the minimum and maximum levels of the photodetector signals. The circuit 





Figure 10.   Minimum-maximum photodetector level finder circuit, required for 
amplification and DC offset removal circuit. 
Once the minimum and maximum levels of the photodetector signals are found, the 
amplification and offset removal process can be done in two ways, either manual or 
automatic. In the manual mode, the desired gain and DC offset are entered by the user via 
the user interface. The automatic mode calculates the gain and DC offset in the FPGA and 
applies them for each channel. Figures 11 and 12 show the manual and automatic gain and 
DC offset removal circuits. 
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Figure 11.   Photodetector signal conditioning circuit, amplification and DC offset removal 
by user typed data. 
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Figure 12.   Signal conditioning circuit, automatic amplification and DC offset removal 
process. 
E. SUMMARY 
In this chapter, RSNS front end signal processing steps are explained. The optical 
modulators and their operation are explained. The optical-to-electrical conversion circuit or 
photodetectors are also discussed. The conditioning circuit after optical-to-electrical 
conversion is moved into the digital domain, which makes the implementation easier and 
reduces the possibility of an error. Various parameters of the MZIs and photodetectors are 
also shown. 
The signal conditioning schemes in the FPGA including amplification, DC offset 
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IV. RSNS DYNAMIC RANGE EXTENSION 
Mathematical properties of the RSNS and the application of this theory using 
photonic folding circuits have many undiscovered opportunities to implement a higher 
resolution, with fewer comparators. The RSNS-to-binary algorithm [20] is converts an N-
channel paired symmetrical residues into a unique number in a one-to-one fashion. That is, 
any specific paired symmetrical residues always maps to same number in the converted 







= =∏                                                     (16) 
number combinations. But only some part of this sequence consists of non-repeating 
number combinations. The algorithm in [29] converts the longest sequence,   43M = , which 
is 133. This thesis concentrates on neighboring sequences and combining them to improve 
the dynamic range. In [24]   43M =  with [345]Tim =  and a total of 12 comparators are used 
for three channels (3, 4 and 5 comparators, respectively). In [22] and [23]   133M = with 
[789]Tim =  and [23] a total 24 comparators (7, 8 and 9, respectively) used. With the 
architecture proposed in this thesis it is possible to double the dynamic range of any three 
channel photonic RSNS ADC. Possible improvement of the DR in three-channel RSNS 
with [345]Tim =  and [789]Tim =  with proposed dynamic range extension schemes are 
shown in Tables 8 and 9. These schemes are explained in the following sections.  
Table 8.   Dynamic range extension schemes and comparison for 3-channel RSNS 
[345]Tim = . 
RSNS [345]Tim =  Dynamic Range Drawback 
Original 43 - 
Sliding Window 86 Increased RSNS circuit complexity 
and error 





Table 9.   Dynamic range extension schemes and comparison for 3-channel RSNS 
[789]Tim = . 
RSNS [789]Tim =  Dynamic Range Drawback 
Original 133 - 
Sliding Window 266 Increased RSNS circuit 
complexity and error 
Segmentation 239 Additional two external 
comparators  
 
A. DYNAMIC RANGE EXTENSION SCHEMES 
1.  Dynamic Sliding Window Approach 
The MZIs have a DC and a RF port. The DC port is used for applying the required 
phase shift to the optical signal output from the MZI. This phase shift brings the starting 
point of the dynamic range to the desired index. For instance, in the RSNS [789]Tim = , 
when the RF voltage is at Vπ , and no DC voltages are applied at the DC ports, the sequence 
starts at index h=0 where the channel comparators have [000]ThX =  outputs, respectively. 
The sequence with length   133M =  starts at index 733h = , where the channel comparators 
have [6 47]ThX = output logic values, respectively. To achieve that, the sequence at 
733h =  is shifted to the 0h =  position by one of the three methods discussed in Chapter 
III. If the DC ports are used for this purpose, the DC voltages should be changed 
dynamically as the RF input level exceeds the original dynamic range, and the dynamic 
range could be increased. Figure 13 shows a set of three predefined DC voltages that cover 
a dynamic range of 266 and guarantees each sub-segment covers half of its neighbors. 
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Figure 13.   Dynamic Range Extension by Sliding Window Approach by applying next DC 
voltage set to the MZI DC ports as input RF signal changes. 
The DC voltage sets are shown in Table 10. 
Table 10.   DC voltage sets for Dynamic Sliding Window Approach. 
 DC voltage set #1 DC voltage set #2 DC voltage set #3 
Channel-1 1.3 V 14.6 V 27.9 V 
Channel-2 -9.24 V 2.4V 14.04 V 
Channel-3 -5.04 V 5.3V 15.65 V 
 
The sliding window approach can be implemented in the FPGA without DC phase shifts. 
Instead of phase shifts, look up tables dynamically emulate the phase shift values. Both 
schemes have drawbacks. Applying an external DC voltage lacks fast switching between 
the DC voltage sets and hence limits the photonic RSNS ADC speed. The second scheme is 
faster since it does not require a phase shift but requires a large look up table in the FPGA, 
 34
which increases the logic complexity and consumed power. Another drawback is the 
increased ambiguity in ADC conversion. The sliding window approach does not utilize 
feed forward information from the RF input; it switches between DC voltages sets 
assuming the next RF input position will be in the new window. If the RF signal is 
increasing monotonically and exceeds the main dynamic range, the dynamic range window 
is shifted to the upper dynamic segment and vice versa. As most of the real signals change 
rapidly from maximum level to minimum level (depending on the bandwidth) this scheme 
would not work if the switching could not be done also at this bandwidth. Next section 
explains a more robust scheme without ambiguities. 
2. Dynamic Range Segmentation Approach 
The first 32 non-repeating paired symmetrical residue sequence positions are 
depicted in Table 2.  The photonic RSNS with [789]Tim = ADC design uses   133M = . One 
of the key parameters of an ADC is the resolution. As the resolution gets higher, the analog 
signal can be sampled giving a better spurious free dynamic range (SFDR) which is a key 
performance parameter for such systems like a DRFM and radar receiver [29]. In addition, 
less quantization noise is present. The dynamic range segmentation approach combines the 
adjacent overlapping dynamic range segments without requiring an extra MZI or complex 
RSNS decoder logic design as in the sliding window approach. 
It should be noted that RSNS dynamic range can also be increased by using higher 
moduli sets, which is examined in [19]. As the modulus number increases, the number of 
comparators increase significantly in each channel, which squeezes the spacing between 
adjacent comparator matching thresholds. As these spacings decrease the photonic RSNS 
ADC tends to result in more quantization errors and requires stricter signal conditioning 
circuits design. Figures 14 and 15 show the comparator thresholds for modulus 7 and 
modulus 17, respectively. 
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Figure 14.   Demonstration of the comparator threshold levels for a modulus 7.im =  
          
Figure 15.   Demonstration of the comparator threshold levels for a modulus 17im =   
The novel approach studied in this thesis eliminates the limitations mentioned for 
traditional resolution improvement in a photonic RSNS ADC design. 
It is shown in Table 3 for index 28 the sequence length is 109 and for index 30 




overlap with their neighbors. For the sequence length of 109, 47 paired symmetrical 
residues overlap with   133M =  and for the sequence of length 49, 5 residues overlap with 
  133M = . Figure 16 visualizes this feature.   
 
 
Figure 16.   Each neighbor DR sequence overlaps with other two DR sequences, in this case, 
region h=733 to h=779 (B to D) and region h=861 to h=865 (E to G) overlaps. 
The dynamic range segmentation approach is based on combining these adjacent 
segments. In this study, only three segments are combined. These segments are located 
between A to D, B to G and E to H with lengths of 109, 133 and 49, respectively. Two 
overlapping sections are located from B to D and E to G. Two external comparators 
required to map the RF input signal into one of the three segments. Comparator thresholds 
(shown with C and F) can be selected at any position within these two overlapping 
sections. In this study, they are set at the beginning of the overlapping sections 
( 1 733refh = and 2 861refh = ). This information about the RF input signal is carried into the 
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RSNS-to-binary logic. The comparator outputs show the position of the input signal and is 
used by the extended-RSNS-to-binary logic to generate a 8-bit (   239M = ) dynamic range.  
The extended-RSNS is a scalable approach for dynamic range extension of a 
photonic RSNS ADC. Prior to calculation of new  M , the number of RSNS channels (N), 
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With the algorithm provided in Appendix B, the segment locations in the fundamental 
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L=3 being the number of segments to be combined, new dynamic range can be calculated 
as: 
  [ ] [ ]
[ ] [ ]
( 1) ( 1) ( 1) ( 1) ( 1)
(779 671) (865 733) (909 861) (779 733 1) (865 861 1)
109 133 49 47 5
239
M D A G B H E D B G E= − + + − + + − + − − + + − +
= − + − + − − − + + − +
= + + − −
=
     (21)  
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Once C and F locations are selected, corresponding threshold values are set for the 
external comparators. Tables 11 and 12 show external comparator threshold values, 
comparator states and their meaning for the extended-RSNS-to-binary logic. Note that 
location of F always comes after the location of C. So, external comparator-1 giving a logic 
“0” and external comparator-2 giving logic “1” is an unstable state and encoded as a logic 
“11” state.  
Table 11.   Comparator Threshold Values. 
 Comparator 1 Comparator 2 
h, index number h=733 h=861 
Threshold value 4.822 Volts 14.855 Volts 
 
 
Table 12.   Segmentation Comparator States. 
 Comparator States 
Comparator 1 0 1 1 0 
Comparator 2 0 0 1 1 
extended-
RSNS meaning 
RF input at 1st 
segment 
RF input at 2nd 
segment 
RF input at 3rd 
segment 
Unstable State, 
evaluated as RF 





In this chapter, new ideas for increasing the dynamic range of the photonic RSNS 
ADC without using additional MZIs and photodetectors are discussed. Their operation and 
possible side drawbacks are examined.  
The extended-RSNS concept can extend the dynamic range using two external 
comparators to map the input range into three neighboring paired symmetrical residue 
sequences. These segments are then combined and the required offset values are added in 




V. SYSTEM SIMULATION 
After the extended-RSNS theory is discussed and verified mathematically in the 
Chapter IV, it is simulated prior to the experimental setup. LABVIEW software is used for 
simulation of 7-bit and 8-bit (extended) photonic RSNS ADC designs. Figure 17 shows the 
project files in LABVIEW software. There are two virtual instruments (VI) 
“interface_analyse.vi” and “segmented-RSNS.vi.” The first VI runs in the host PC, and 
gets the calculated 8-bit results in blocks of predefined length. It also plots the signal in 
time domain. Once run for a fixed time, the VI calculates the ADC performance parameters 
including total harmonic distortion (THD), signal-to-noise ratio (SNR), signal-to-noise-
plus-distortion (SINAD) and writes all values and parameters in a text file for further 
analysis, including differential nonlinearity (DNL) and integral nonlinearity (INL) verify 




Figure 17.   LABVIEW software project view of the extended-RSNS-to-binary design. 
The simulation is done in two steps. In the first step, the previous design is verified 
with the redesigned thermometer code generators which simulate the amplified and 
normalized photodetector inputs.  The second step demonstrates the application of the 
extended-RSNS theory with various design options. 
A. 7-BIT RSNS SIMULATION 
1.  Thermometer Code Generation 
The thermometer code generator simulates continuously the folding pattern present 
in MZIs’ output optical intensity. As it is previously discussed, this folding waveform is a 
 41
2cos function. Each of the three channels has its own set of frequency and phase offset 
values, which are controlled by the RF input signal and DC phase shift voltages, 
respectively. After the MZIs, the modulated optical signal is converted into an electrical 
signal via photodetectors and then sampled by the comparator banks. Each channel’s 
comparator bank has the same number of comparators as their modulus number hence 7, 8 
and 9 comparators in this case. These comparators produce either a logic ‘1’ if threshold 
value is met or else a ‘0’. The binary outputs (7-levels, 8-levels and 9-levels) drive the 
RSNS-to-binary logic circuit. Figures 18, 19 and 20 show channel-1 (mod 7), channel-2 
(mod 8) and channel-3 (mod 9) thermometer code generators, respectively in LABVIEW.  
 
 
Figure 18.   Channel-1 (mod 7) Thermometer Code Generator. 
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Figure 19.   Channel-2 (mod 8) Thermometer Code Generator. 
 
Figure 20.   Channel-3 (mod 9) Thermometer Code Generator. 
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Each code generator has a 3-state finite state machine inside a case-structure, which 
generates sub-codes for each channel in the same block. This design allows rapid switching 
to different moduli and number of RSNS channels. 
2.  RSNS Block Diagram 
In [21], a 3-channel RSNS with [789]Tim =  was simulated in MATLAB and tested 
with   126M = . Later in [22] and [23] the design was simulated with LABVIEW and tested 
and the ambiguities were solved using a LPS priority circuit. Here, the DR was increased to 
  133M = . Figure 21 shows the RSNS block diagram including the comparator banks and 7-
bit output. This design agrees with the maximum DR using [789]Tim =  from the search 
algorithm described in Appendix A. 
 
Figure 21.   RSNS Block Diagram (From [22]). 
3.  Results 
An input signal spanning the dynamic range was simulated using the thermometer 
code input and the RSNS LPS priority circuit. As expected, the full dynamic range 
  133M =  is observed from 0 to 132 using a linearly increasing input. The input-output 
transfer function is shown in Figure 22. 
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Figure 22.   Full dynamic range simulation using RSNS LPS priority design. 
In this simulation, the thermometer codes simulate a triangular input where 
156pp(LSB)inV = in terms of dynamic range, where circuit is only capable of handling 
133pp(LSB)outV =  (or   133M = ). At any 132pp(LSB)inV > ambiguities are seen at the 
RSNS-to-binary output. 
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B. 8-BIT EXTENDED-RSNS SIMULATION 
1.  Thermometer Code Generation 
Since the thermometer code generator simulates the input signal, the same circuits 
are used as in section B. The thermometer code generation was configured to generate a 
larger input signal range.   
2.  Residue Operations in the Neighbor Segments 
In this thesis, a look-up table (LUT) conversion approach was used to leverage the 
DR extension by combining the neighboring segments with the DR, which is discussed in 
Chapter V. For a proof-of-concept, the objective is to combine three sequences. The LUT 
approach requires the number of LUTs to be equal to the number of DR segments to be 
combined. The three LUTs are loaded with the three symmetrical residue maps with a 
length of 109 by 3, 133 by 3 and 49 by 3, respectively, where 109, 133 and 49 represent the 
neighboring sequences for [789]Tim = . Once the symmetrical residues are loaded into the 
LUTs, the extended-RSNS circuit gets the symmetrical residues from three comparator 
banks, loads them into an array-search function. An array-search function generates an 
output showing the index of the residue set in the LUT. The index is used to extract the 
corresponding values from the DR sequence. Then the symmetrical residues extracted from 
the main DR sequence using an array index function are sent to the RSNS-to-binary logic 
to generate a 7-bit binary number. This binary number is only generated if the RF input 
signal is within the corresponding DR segment. A correcting offset is added to the 7-bit 
result to generate a 8-bit binary number if the signal value is outside of the   133M = DR. 
All operations can be summarized as: 
1. Read the three symmetrical residues from comparator banks. 
2. Convert the three symmetrical residues into 3-digit number. 
3. Search for this 3-digit number in the three LUTs and generated 3 position index 
numbers showing position of this number in three the LUTs. 
4. Read the external comparator values and select correct index position. 
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5. Load the correct index position into the middle LUT (it has the residues for 
main DR sequence) to extract relative residue. 
6. Pass this 3-digit number to 3-digit to three 1-digit converter. 
7. Pass the three 1-digit residues into 7-bit RSNS-to-binary logic and generate 7-
bit binary number. 
8. Add the correct offset number to generate 8-bit binary result. 
It should be noted that array search and array index functions can be designed using 
Karnough maps for high speed designs.  For this architecture, 873 Karnough maps are and 
additional combinatorial control logic to combine these Karnough maps are required. For 
simulation purposes, built-in array functions are used.  
To ease the computation required in the simulation process, the LUTs are changed 
into 1-dimensional LUTs by combining three residues from each channel into one 3-digit 
number. A three 1-digit to one 3-digit number conversion circuit is designed to convert the 
independent 3-channel residues into a 3-digit decimal number. This is simply done by 
multiplying the first channel residue with 100, second with 10 and third with 1 and 
summing all three multiplications. Considering that the value of each channel can go up to 
at most 9 (between 0 and 9 for channel-3, mod 9) it is guaranteed that the same residue set 
will always be represented by the same 3-digit decimal number. Note that in hardware, this 
will be embedded in the digital circuit using constants and binary shifts, which will not 
require a dynamic multiplication and addition. Multiplication is replaced with binary left-
shifts as shown in Table 14. The three numbers after left shift are added by an OR 
operation. 
Table 13.   Channel residues, binary representation and binary shift. 
  
 Decimal Residue Range Binary Residue Range Binary Shift Required
Channel-1 0 to 7 000 to 111 8 digits Left 
Channel-2 0 to 8 0000 to 1000 4 digits left 
Channel-3 0 to 9 0000 to 1001 No shift 
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In Figure 23, only the first 29 elements of the three LUTs are shown.   
 
                       
 
Figure 23.   Beginning of three LUTs showing three neighbor DR sequences (109, 133 and 
49 by 1). 





Figure 24.   At the upper left “three 1-digit to one 3-digit” converter, and at the bottom array 
search and array index functions. 
3.  External Comparators 
  In both the 7-bit RSNS and 8-bit extended-RSNS a simulation counter is used to 
generate all the thermometer codes corresponding to the RF input. The external 
comparators are connected to the RF input in hardware. Since the RF input is simulated by 
the simulation counter, it is used as reference input for the external comparators, where 
threshold levels are set as (also shown in Figure 16) 1 733 671 1 63refh = − + =  and 




Figure 25.   External connected to the simulation counter to detect the RF input segment 
position. 
As described in Chapter IV, two comparators have 4 possible states, coded as ‘1’, ‘2’, 
‘3’, ‘4’, respectively. Note that the state ‘4’ (comparator-1 = ‘0’, comparator-2=‘1’) is not 
stable since the second comparator output cannot be a ‘1’ if the first comparator output is a 
‘0’. That unstable state is executed as ‘11’ by a third selector function. 
4.  Single RSNS-to-Binary vs. Parallel RSNS-to-Binary  
The extended-RSNS can be implemented in two different ways. The first one is a 
parallel RSNS-to-binary architecture, where every additional segment is decoded by a 
specific RSNS circuit designed for that region. This approach does not require LUTs to 
convert the neighboring symmetrical residue segments to the main segment of symmetrical 




Figure 26.   Extended-RSNS-to-binary block diagram with Parallel RSNS-to-binary blocks. 
The second architecture can be implemented with a single RSNS-to-binary circuit, 
and is designed for the largest DR. The neighboring segment residues are converted to 
residues of the main segment using LUTs. This architecture makes the design process 
easier and clearer to understand. Also, since the extended-RSNS is not limited to a three-
segment combination, more segments can be combined easily by just adding the 
corresponding LUTs and the required array processing functions. The LUT architecture is 
demonstrated in Figure 27. In the hardware all LUT elements are hardwired and pipelined 
unlike the calculation delay that exists in the simulation.  
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Figure 27.   Extended-RSNS-to-binary block diagram with LUTs for segment-to-segment 
symmetrical residues conversion. 
5.  Offsets and Final Decimal 8-bit Number Generation 










                                                           (22) 
 
The first segment overlaps starting at the 63rd paired residue with the beginning of the 
second segment; and third one overlaps with second segment’s last 5 paired residues, 
which correspond to 191st paired residue from the beginning of the first segment. Knowing 
that, the 7-bit values which are generated at the output of the parallel RSNS decoders just 
show the position within the currently used segment. To convert this into the combined DR 













= − =                    
                        (23) 
 
The offset addition to the second segment is demonstrated in Figure 28, where there are 
three offsets (only second is shown) for the three segments and the correct offset is selected 
by the case selector (external comparator outputs). 
 
Figure 28.   The offset addition function, relative offsets are added to 7-bit RSNS-binary 
result to generate 8-bit binary result. 
6.  Results 
The original and extended-RSNS is simulated with a   239M = . The dynanic range 
comparison is shown in Figure 29. 
 53
 
Figure 29.   7-bit RSNS result vs. 8-bit extended-RSNS binary result in LSBs. 
Figure 29 compares the binary result of the original RSNS and extended-RSNS design for a 
linearly rising input signal. The RF input range is from -3 to 242 DR range. Since the 
extended-RSNS is capable of handling an input of 239 (from 0 to 238) some ambiguities 
exist at the beginning and at the end of the output. On the other hand, in the original design, 
the 7-bit RSNS-to-binary logic has many ambiguities at the beginning and at the end with a 
DR of 133 (from 62 to 194).  
C. SUMMARY  
The LABVIEW software from National Instruments enabled the use of the same 
RSNS-to-binary and extended-RSNS-to-binary blocks. Only the RF input is replaced with 
the simulated counterpart. The 7-bit RSNS-to-binary design in [22] with new thermometer 
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input section is simulated and a   133M =  is verified. Then a 8-bit extended-RSNS-to-
binary ADC is designed with the required selector, converter and LUT logic. The 
simulation verified a   239M = . With the architecture, dynamic range segmentation 
approach, there are virtually no limits of  M  within the fundamental period and the  M  can 

































VI. SYSTEM INTEGRATION 
Once the simulation verified the theory of  M  extension, the photonic and electrical 
signals are integrated with the FPGA and the experiment PC to observe the real time ADC 
performance. The LABVIEW environment allowed a rapid from simulation into the 
experimental tests with minimal effort. Table 14 shows the blocks used in the simulation 
and the corresponding experimental blocks. The experimental blocks and required 
connections are depicted in Figure 30.  
 
Table 14.   Simulation blocks and corresponding experiment blocks. 
Function Simulation Experiment 
RF input Thermometer code generator Three synchronized 
signal generators 






NI-9215’s 4th channel 
and FPGA 
Laser Thermometer code generator DFB Laser 
MZIs Thermometer code generator  MZIs 
Photodetectors Thermometer code generator Photodetectors 
Photodetector comparators Comparator Blocks NI-9215’s first three 
channels and FPGA 


































Figure 31.   Setup for the 8-bit photonic extended-RSNS ADC system. 
The first section below explains the FPGA integration of the electrical signals 
coming from the RF input and photodetectors. The second section demonstrates the Host 
PC integration with the FPGA and analysis of ADC input versus output.   
A. FPGA INTERFACE 
The overall block diagram is depicted in Figure 30. The NI-9215 ADC module is 
used to emulate the comparator banks. NI-9215 has four ADC channels, three of them used 
for sampling the three RSNS channels. The fourth channel is connected to RF input signal 
for extracting the segment information.   
The photodetector outputs vary from 96Vpp to 140mVpp and they have some 
unwanted DC offsets. On the other hand, in the FPGA, all channels are compared as if they 
are in 1Vpp range (from 0V to 1V). The photodetector output signals should be amplified 
 
 58
to match the comparator levels. This can be done by two selectable options. In the first 
scheme, the FPGA user interface asks for the DC offset and gain values from the user, 
which is shown in Figure 32. 
 
 
Figure 32.   User interface for manual DC offset removal and gain. 
In the second scheme, the required DC offset and gain of each channel are 
measured and calculated in the FPGA to match photodetector signals with the comparator 
banks. Figure 33 and 34 demonstrate the maximum and minimum value measurement 
technique.  Recalling the folding pattern of each channel is periodic with 42, 48 and 54 
LSBs for channel 1 through 3.  It is sufficient to run these circuit blocks for only one period 
of the RF input signal. The MZIs intensity output is a 2cos function, and laser intensity and 
the DC power supply of the photodetectors are kept constant during operation to measure 
minimum and maximum values of photodetector outputs.  
 
 
Figure 33.   Maximum value finder circuit for photodetector signals. 
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Figure 34.   Minimum value finder circuit for photodetector signals. 
In Figure 35 the user interface for the automatic DC offset removal and amplitude 
matching for the three channels is shown. Since this is done automatically, no user 
intervention is required, so the user interface is only for information showing purpose. 
After this operation, the signals are guaranteed to be in the range of 0V-1V, which is the 
form that the comparator banks accept.   
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where the thresholds of the comparators can be defined as [21]: 
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where 0,1,..., 1ik m= − , im is RSNS channel modulus, ifsV =1V is the full scale channel 
voltage and N is the number of channels in the photonic RSNS ADC design. 
 
Using Equation 25 the thresholds for three channels are calculated and shown in 
Table 15. 
 
Table 15.   Threshold Values for Three Channels. 
Thresholds Th-0  Th-1 Th-2 Th-3 Th-4 Th-5 Th-6 Th-7 Th-8 
Channel 1 0.0125 0.1090 0.2830 0.5 0.7169 0.8909 0.9874 - - 
Channel 2 0.0096 0.0842 0.2222 0.4024 0.5975 0.7777 0.9157 0.9903 - 
Channel 3 0.0075 0.0669 0.1786 0.3289 0.5 0.6710 0.8213 0.9330 0.9924 
 
 
Once the threshold values are determined, they are embedded into the FPGA. Since 
the thresholds are represented by the fixed point numbers, the values in Table 16 are 
appended to nearest 16-bit fixed point number. The comparator banks and thresholds 







               
Figure 36.   The comparator bank and seven threshold values for channel-1. 
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Figure 37.   The comparator bank and seven threshold values for channel-2. 
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Figure 38.   The comparator bank and seven threshold values for channel-3. 
B. HOST INTERFACE 
The host interface is responsible from getting the binary results from the FPGA 
circuit through a FIFO, plotting the decimal representation on a chart and showing the 




Figure 39.   The host PC VI block diagram. 
Unlike the FPGA, the VI in host interface does not run in real time. Host VI runs 
slow but can handle large amount of data. Once amount of data is predefined (in this case 
7000 samples) it is accumulated in FPGA memory, and transferred into host PC memory 
via FIFO bridge from FPGA to host PC. In this process one challenge was the data 
bandwidth between the FPGA chassis and the host PC. Since they are connected via an 
Ethernet cable, the maximum bandwidth is 100Mbps including the header overheads. 
Considering all headers in the Ethernet package, effective data transfer rate can drop 
dramatically. This drawback and synchronization problems due to lost and resent packets 
during the FIFO transfer forced the test at a lower sampling rate although the extended-
RSNS-to-binary circuit in the FPGA can handle higher frequencies. 
C. RESULTS 
The photonic extended-RSNS ADC system is supplied with a sinusoidal input at 10 
kHz. Although the DR range is designed and simulated for   239M = , due to the high Vπ  
voltage of the MZIs and limited signal power at the signal generators, only a DR of 
  200M =  could be tested.  
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The proof-of-concept for the photonic extended-RSNS ADC is shown in this thesis, 
but with many logic blocks that are not optimized. This includes the LUTs, DC offset and 
gain blocks and even RSNS-to-binary logic. If these blocks are designed in a low level 
manner and pipelined, higher performance can be yielded. With the current design a 
sampling frequency of 400kS/s with a 40MHz FPGA clock is achieved. With a low level 
logic design, the ADC sampling frequency to the FPGA main clock frequency ratio could 
be increased to 0.2, where it is 0.01 now. ADC linearity and performance analysis is 
discussed in Chapter VII. 
D. SUMMARY  
In this chapter, the 8-bit photonic extended-RSNS ADC design integration process 
and results are discussed. Due to the input signal limitation only 200 LSBs over 239 LSBs 
of the new design are verified. Even though a limited DR range was tested, all three 
segments are covered (recall the first two segments yielded 194 LSBs). One other 
limitation was the data transfer speed between the FPGA and the host PC so the sampling 
frequency of the ADC was kept at 400kS/s. Recalling the ADC module (NI-9215), which is 
used instead of the comparator banks, is capable of sampling at 100kS/s (25kS/s per 
channel), the effective sampling rate was 25kS/s. In the next chapter, ADC performance 
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VII. ADC PERFORMANCE ANALYSIS 
In this chapter, the ADC’s performance is discussed.  The differential and integral 
linearity errors are shown, and the ADC transfer function as well. Due to signal generator 
maximum output limits, the photonic extended-RSNS ADC can only be driven by an input 
signal equal to 200 LSBs. So a lower ENOB is measured than the expected ENOB. Also 
the dynamic parameters, SNR, SINAD, THD are calculated using recorded data by the host 
VI. 
A. ADC PERFORMANCE PARAMETERS 
To examine the effectiveness of the ADC conversion, the ADC transfer function is 
studied.  Using a low-frequency input signal, an analysis on the quantization errors such as 
step size, differential nonlinearity (DNL) and integral nonlinearity (INL) are also 
explained.   Furthermore, the ENOB is also used to describe the accuracy of the ADC 
performance.  This important parameter is calculated using other ADC performance 
parameters such as SNR, SINAD and THD.  To calculate these parameters, the spectral 
average of the digitized signal is computed first.  The spectral average is obtained by taking 
forty sets of digitized samples of the input signal.  Each set of samples contains 2048 
sample points.  The digitized samples are further processed using a Blackman-Harris 
window and a frequency spectrum of the processed signal is obtained using the fast Fourier 
transform (FFT) function in MATLAB.  By adding the forty spectra together, the spectral 
average is calculated and is used to determine the noise floor and ENOB of the ADC.       
1. ADC Resolution 







=          (26) 
where LSB  is the converter’s resolution,  fsV  is the full-scale voltage and Mˆ  is the 
maximum system dynamic range.  Using (26), the LSB size of the ADC is 0.039V when 
the full-scale voltage is 7.78V. 
The differential nonlinearity (DNL) is expressed as [29] 
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1k k kDNL V V LSB−= − −          (27) 
where 1,  k kV V −  are  two consecutive transition points and 1k kV V −−  is the step size.   
The integral nonlinearity (INL) is the maximum deviation of the 
input/output characteristic from a line passing through its end points and is defined as [29]: 






INL DNL V jLSB
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V V V −
=
= −∑  is the sum of the step size from zero to the thj  transition point 
and jLSB  is the ideal value at that transition point.   
2. ADC Transfer Functions 
To determine the linearity of the ADC, the characteristic transfer functions are 
examined.  In this analysis, a 10 kHz sinusoidal wave is analyzed.  The sampling rate of the 
FPGA is 400 kS/s. 
The transfer function plot of the unipolar photonic ADC is shown in Figure 40. The 




Figure 40.   Transfer function of the photonic extended-RSNS ADC using a 10 kHz 
sinusoidal wave as an RF input signal. 
 
The linearity errors of the quantized signal in Figure 40 are examined in Figures 41 
42 and 43. The step size plot depicts the length of input voltage corresponding to each 
quantization level as the input voltage increases. From the step size plot, it shows that five 
quantization levels are not obtained.  Furthermore, there are two output codes with a step 
size of 4.5 LSB.  The plot also shows the DNL and INL with a maximum INL value of 
1.9 .LSB   
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Figure 41.   ADC linearity parameter, step size vs. ADC input voltage. 
 
        
Figure 42.   ADC linearity parameter, DNL vs. ADC input voltage. 
 
          
Figure 43.   ADC linearity parameter, INL vs. ADC input voltage. 
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The INL is the maximum deviation between the input and output signal. A good 
ADC typically has linearity error ≤ 0.5 LSB [29]. In this thesis an ADC module is used 
instead of the real comparator banks to minimize usage of the analog circuits and hence 
increase robustness of the test setup. The ADC module has 8-bit ENOB (256 discrete 
levels) in the photodetector output limits, on the other hand, symmetrical folding waveform 
is a cosine squared function and the comparator thresholds levels are unevenly separated. 
This mismatch between the levels offered by the ADC module and the required thresholds 
levels by the RSNS circuit add an additional noise to the photodetector output signals in the 
preprocessing stage. Taking this additional noise into consideration, 1.9 of INL is 
reasonable.  
1. Signal to Noise Ratio 
First we determined noise floor of the recorded ADC data. This is done by using 
model shown in Figure 44. During the analog-to-digital conversion of an analog signal, 
kγ noise added due to quantization process. kw  shows the windowing process applied to 
recorded samples, which were 40 sets of 2048 length. Blackman-Harris windowing applied 
to samples for better side-lobe performance. After Discrete Fourier Transform we obtained 
point-by-point spectral average of the signal [29]. 
 
Figure 44.   Noise floor of ADC determination process (From [29]). 
We obtained a noise floor of 70.4271dB. Considering quantization noise is the significant 
noise in the ADCs, SNR equation is given as [29]: 
dB 6.02 1.76SNR n= +
    
           (29) 
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where n is the number of bits in ADC expressed as: 
2 2
ˆlog log (200) 7.64 bits.n M= = =                                               (30) 
Hence theoretical SNR for a   133M =  ADC is: 
( ) 6.02 1.76 6.02*7.64 1.76 47.78SNR dB n dB= + = + =                              (31) 
2. Total Harmonic Distortion 
The THD is a performance parameter of an ADC that shows the total power 
of in each frequency except the fundamental frequency. The THD can be expressed as [29]: 
  ( ) ( ) ( )2 2 22 20 3 20 4 2020log 10 10 10 ...nd rd thHAR HAR HARTHD = − + +
   
       (32) 
The THD up to 5th harmonics is measured as: 
61.198THD dB= −                                                                (33) 
3. SNR Plus Distortion 
Another useful ADC dynamic performance parameter is the SINAD. The SINAD 
shows signal to all noise and distortion added during conversion process which is defined 
as [29]: 
  ( ) 10 1020 log 10 10SNR THDSINAD −= − +         (34) 
which is measured as: 
47.58SINAD dB=                                                                (35) 
 
4. Effective Number of Bits 
The ENOB shows real ADC dynamic range after all noises and distortions 







⎛ ⎞− + ⎜ ⎟⎝ ⎠=                (36) 
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which is measured as: 
7.61ENOB bit= −                                                             (37) 
5. Summary of ADC Dynamic Performance Parameters 
The ADC dynamic performance parameters are shown in Table 17. 
Table 16.   8-bit photonic extended-RSNS ADC performance parameters. 
Frequency SNR SINAD THD ENOB 




This chapter described the performance of the ADC. After examining the transfer 
function of the ADC, the spectral average and noise floor is computed. Finally the dynamic 
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VIII. CONCLUSIONS AND RECOMMENDATIONS 
This thesis studied the concept of an electro-optic ADC using the extended-RSNS.  
A prototype was fully implemented by combining photonic and electronic devices.  
Analysis of results proves the viability of the electro-optic ADC preprocessing architecture.  
During the implementation stage, electro-optic modulation and signal alignment were 
analyzed.   Furthermore, the FPGA encoding scheme was also examined.   
A. CONCLUSIONS 
Chapter III discussed the implementation and design of the electro-optic ADC.  The 
importance of accurate electro-optic modulation and signal alignment was learned.  In 
order to obtain accurate folding waveforms, three variable-gain synchronized signal 
generators are used to adjust the electro-optic modulation. Although the encoding scheme 
had minimal errors with low-frequency input signal, the errors increased as the modulated 
signals became distorted at higher frequencies. Signal alignment was also critical in 
obtaining an accurate encoding scheme.  The exact signal alignment was verified first using 
the MATLAB simulation.  The signals were then adjusted to obtain the RSNS column 
vectors with a starting index of 671, which is the beginning index of the 28th DR sequence 
in the fundamental period of a [012]Tis = left shift [789]Tim =  RSNS system.   
The design process also examined the FPGA encoding scheme.  After obtaining the 
accurately folded and aligned signals, the correct threshold values obtained from simulation 
were programmed into the FPGA.  This was essential in achieving the correct sequence of 
integers in the RSNS row vectors.  In order to prevent errors during sampling, the FPGA 
internal clock synchronized the FPGA and the comparators.   
Noise reduction using digital filters also contributed to a better RSNS-to-binary 
conversion.  By reducing the noise level in each modulated signal, the samples were more 
accurate representations of each signal.  
A full implementation of the electro-optic ADC proves that the extended-RSNS 
concept is feasible. With further improvements, the system can be used to digitize ultra-
high bandwidth RF signals without the need for down conversion.   
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B. FURTHER IMPROVEMENTS  
The implementation of the comparator banks is achieved by the NI-9215 ADC 
module, which has a sampling frequency of 25 kS/s per channel. This can be replaced with 
a real comparator banks to achieve the highest performance. 
The sampling period of the RSNS-to-binary circuit is approximately 2.5 μs.  This 
results in a sampling frequency of 400 kHz. An FPGA module with higher clock rate 
should be used to execute the extended-RSNS-to-binary encoding scheme. Furthermore the 
host PC should be replaced with a DAC module to reach highest data transfer rates between 
the FPGA and the quantized data plotting elements (in this thesis host PC is used). 
To increase the resolution more segments in the fundamental period of the 
[789]Tim = RSNS can be combined. Since this approach is scalable, a DR increase up to 
3000 is feasible by only adding a few external comparators to feed forward the extended-





























APPENDIX A. MATLAB CODE FOR DYNAMIC RANGE FINDING 
WITHIN FUNDAMENTAL PERIOD OF THE RSNS 
% THIS PROGRAM FINDS MAXIMAL STRINGS OF NON-REDUNDANT 




% DEFINE THE CHANNEL NUMBER,THE VALUES OF CHANNELS AND  
% THE NUMBER OF SEARCH WRT FUNDEMENTAL PERIOD 
  
disp(‘This program finds the maximal strings of non-redundant vectors’); 
disp(‘for the N channel ROBUST SNS’); 




    m(i)=input([‘Enter ‘ int2str(i) ‘.Channel Value >> ‘]);  







% DEFINE THE SHIFT AMOUNT OF CHANNELS 
while (prompt==‘y’)|(prompt==‘Y’) 
     
    for i=1:chanum 
        s(i)=input([‘Enter ‘ int2str(i) ‘. Channel Shift Value >> ‘]); 
    end 
     
    % INITIATE THE VARIABLES TO ZERO  
    i=0; 
    ii=0; 
    j=0; 
    jj=0; 
    k=0;  
    funper=0; 
    dynrange=0; 
     
    % DEFINE THE WAVEFORM FOR CHANNEL m(1),m(2)...m(n) IN THE FORM OF 
MATRIX g 
     
    for r=1:chanum 
        mm(r,[1 2])=[m(r) s(r)]; 
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        for i=1+s(r):chanum*m(r)+s(r) 
            g(r,i)=floor((i-s(r))/chanum); 
        end 
         
        for i=chanum*m(r)+1+s(r): 2*chanum*m(r)+s(r) 
            g(r,i)=floor((2*chanum*m(r)+chanum-i+s(r)-1)/chanum); 
        end 
         
        g(r,2*chanum*m(r)+s(r)+1:4*chanum*m(r)+s(r))=... 
            g(r,1+s(r):2*chanum*m(r)+s(r)); 
        g(r,4*chanum*m(r)+s(r)+1:8*chanum*m(r)+s(r))=... 
            g(r,1+s(r):4*chanum*m(r)+s(r)); 
        g(r,8*chanum*m(r)+s(r)+1:16*chanum*m(r)+s(r))=... 
            g(r,1+s(r):8*chanum*m(r)+s(r)); 
        g(r,16*chanum*m(r)+s(r)+1:32*chanum*m(r)+s(r))=... 
            g(r,1+s(r):16*chanum*m(r)+s(r)); 
        g(r,32*chanum*m(r)+s(r)+1:64*chanum*m(r)+s(r))=... 
            g(r,1+s(r):32*chanum*m(r)+s(r)); 
        g(r,64*chanum*m(r)+s(r)+1:128*chanum*m(r)+s(r))=... 
            g(r,1+s(r):64*chanum*m(r)+s(r)); 
        g(r,128*chanum*m(r)+s(r)+1:256*chanum*m(r)+s(r))=... 
            g(r,1+s(r):128*chanum*m(r)+s(r)); 
        g(r,256*chanum*m(r)+s(r)+1:512*chanum*m(r)+s(r))=... 
            g(r,1+s(r):256*chanum*m(r)+s(r)); 
    end 
     
    % DEFINE MATRIX ga AND THIS MATRIX IS THE TRANSPOSE OF MATRIX g 
     
    ga=g’; 
     
    % DEFINE MATRIX gb AND THIS MATRIX GIVES THE ROW NUMBER IN 
COLUMN 1, 
    % AND THE VECTOR FOR THAT ROW IN COLUMNS 2 THROUGH THE 
NUMBER OF CHANNEL  
    % DEFINED IN MATRIX ga 
     
    gb(:,[2:(chanum+1)])=ga(:,[1:chanum]); 
    [sgbr,sgbc]=size(gb); 
    gb(:,1)=(1:1:sgbr)’; 
     
    % DEFINE THE MATRIX gc.THIS MATRIX GIVES THE ROW NUMBER 
THROUGH 
    % THE NUMBER OF SEARCH (eliminate the parts of the matrix beyond  
    % the search length) 
     
    gc=gb; 
    gc(nsearch+1:sgbr,:)=[]; 
    [sgcr,sgcc]=size(gc); 
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    % FIND THE FIRST REDUNDANCIES IN MATRIX gc 
     
    k=1; 
    for ii=2:nsearch; % ii is row index into gc 
        xrec=gc(ii,[2:(chanum+1)]); 
        for jj=ii+1:sgcr; 
            if gc(jj,[2:(chanum+1)])==xrec 
                redun=gc(jj,1); 
                 
                % DEFINE THE MATRIX h WHICH IS THE MATRIX OF 
                % FIRST REDUNDANCIES 
                 
                h(k,1)=ii; 
                h(k,2)=redun; 
                k=k+1; 
                break 
            end 
        end 
    end 
     
    % DEFINE THE MATRIX hsort AND SORT BY THE REDUNDANCY COLUMN IN 
MATRIX h 
     
    hsort=h;  
    [yoy,ioi]=sort(hsort); 
     
    % DEFINE THE MATRIX hsorted  
     
    hsorted=[yoy(ioi(:,2),1) yoy(:,2)]; 
    hsorted; 
     
    % DEFINE THE MATRIX hreduced. 
    % ELIMINATE THE ROWS OF THE MATRIX hsorted THAT DO NOT ALLOW 
    % THE FIRST COLUMN TO BE MONOTONE INCREASING 
    % ssr - rows of hsorted 
    % ssc - columns of hsorted 
    % a - value in last row of h (hsort) 
    % rx - rows in hreduced 
    % cx - columns in hreduced 
     
    [ssr,ssc]=size(hsorted); 
    hreduced=hsorted; 
    a=hsort(ssr,1); 
    [rx cx]=size(hreduced); 
    for k=1:ssr 
        for i=1:ssr 
            if i<rx 
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                if hreduced(i,1)==a 
                    hreduced(i+1:rx,:)=[]; 
                    break 
                elseif hreduced(i+1,1)<hreduced(i,1) 
                    hreduced(i+1,:)=[]; 
                    break 
                end 
            end 
            [rx cx]=size(hreduced); 
        end 
    end 
    hreduced; 
     
    % DEFINE THE MATRIX H THAT SHOWS WHICH SETS OF ROWS 
    % ARE MAXIMAL FOR NO REDUNDANCIES AND THEIR LENGTHS. 
     
    [hsr,hsc]=size(hreduced); 
    H(1,1)=(chanum-1); 
    H(2:hsr+1,1)=hreduced(1:hsr,1)+1; 
    H(1:hsr,2)=hreduced(1:hsr,2)-1; 
    H(hsr+1,2)=nsearch; 
    H(1:hsr+1,3)=H(1:hsr+1,2)-H(1:hsr+1,1)+1; 
     
    % FIND THE DYNAMIC RANGE OF N-CHANNEL RSNS 
     
    HH=max(H); 
    dynrange=HH(:,3); 
     
    % DISPLAY A MATRIX THAT SHOWS THE BEGIN-END POSITION, 
    % DYNAMIC RANGE AND ALSO CHANNEL-SHIFT VALUES 
     
    disp(‘ ‘) 
    disp(‘ ‘) 
    disp([‘THE FUNDEMANTAL PERIOD IS ‘,num2str(period),’ ‘]) 
    disp(‘ ‘) 
    disp(‘ ‘) 
    disp([‘THE DYNAMIC RANGE IS ‘,num2str(dynrange),’ ‘]) 
     
    fprintf(‘\n    BEGIN POSITION  END POSITION  DYNAMIC RANGE\n’) 
    fprintf(‘    --------------  ------------  -------------\n’) 
    fprintf(‘%11.0f %16.0f %12.0f \n’,H’) 
     
     
    fprintf(‘\n    CHANNEL VALUES     SHIFT VALUES\n’) 
    fprintf(‘    --------------     ------------\n’) 
    fprintf(‘%11.0f %17.0f \n’,mm’) 
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    prompt=input(‘Would you like to try another shift (y/n) ? >>‘,’s’); 




THIS PAGE INTENTIONALLY LEFT BLANK  
 83
APPENDIX B. MATLAB CODE TO DETERMINE START AND 
END POINT FOR A LEFT SHIFT SYSTEM 




%* DynamicRangeSmartSearch Calculates the dynamic ranges for input set of 
%* moduli. dynamic_range = DynamicRangeSmartSearch(moduli) returns 
%* a matrix whose rows contain information about the of all dynamic 
%* ranges for the input set of moduli. The columns of the matrix 
%* are as follows: Moduli Sum, Moduli (N of them), Fundamental 
Period, 
%* DR lower bound, DR lower bound Case, DR upper bound, DR upper 
%* bound Case, and Dynamic Range (DR). 
%* 
%* Author: LCDR Brian Luke 
%* Last Modified: 31OCT2008 - added ArcGIS shapefile generation 
%* 
%* Called Functions: crt, CalculateRedundancies, 
Generate_RSNSCircle_Shapefile 
%* Generate_CircleArc_Shapefile 





global CMIN CMAX N Pf MODLIST COUNT COMBINATIONS 
MIN_DYNRANGE MAX_DYNRANGE RADIUS 
global chan 
format compact 
N = length(modli); 
 
dyn_ranges = []; 
comb_dyn_ranges = []; 
intervals = []; 
 
% Fundamental period for PRP moduli 
Pf = 2*N*prod(modli); 
 
% Set the radius of the RSNS circle 
RADIUS = round(Pf/(2*pi)); 
 
% generate RSNS circle plot filename and shapefile fname = 
[num2str(N),’Channel’]; 
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for i = 1:N 
fname = [fname,’_’,num2str(modli(i))]; 
end 
 




% This loop forms the circularly shifted and linearly increasing NxN 
% channel matrix (chan). Channels are in the rows and sub-channels are in 
% the columns 
chan = []; 
for i = 1:N 
hshift = [0:-1:-N+1]+i-1; 
if i > 1 





chan(i,:) = hshift; 
% This loop computes binomial coefficients to determine how many 
% combinations are in each case. The result put into a 2^N x N 
% matrix of 1’s and 0’s called sortedBin 
binChar = dec2bin([0:2^N-1]’,N); 
pad = repmat(‘ ‘,max(size(binChar)),1); 
for i = 1:N 
binChar_pad(:,2*i) = pad; 
binChar_pad(:,2*i-1) = binChar(:,i); 
end 
binNum = str2num(char(binChar_pad)); 
binNum(:,N+1) = sum(binNum,2); 
sortedBin = sortrows(binNum,[N+1 1:N]); 
 
% This loop computes the combination number for each case 
% (Case notation 2nd digit) 
for i = 0:N 
[I,J,V] = find(sortedBin(:,N+1)==i); V = 
cumsum(V); 
sortedBinCol(I) = V; 
end 
sortedBin(:,N+2) = sortedBinCol’; 
 
% This loop uses the CRT to find all Case N1X COR, which are the 
% fundamental COR shifts for all other cases and sub-cases 
% The vector holding the COR is called COR, and the vector redundancyID 
% contains the case label of the corresponding COR COR = 
[]; 
redundancyID = []; 
for subchan = 0:N-1 
ch = chan(:,subchan+1)’; 
m = max(ch); 
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a = (m-ch)/N; 
center_of_redundancy = crt(a,modli)*N-m; 
if center_of_redundancy < 0 
center_of_redundancy = center_of_redundancy + N*prod(modli); 
end 
COR = [COR center_of_redundancy]; 







% This loop computes the Case N1X redundancies and adds them to the vector 
% called dyn_ranges, which will be used to compute the zones of maximum 
% possible dynamic ranges in which to search for the dynamic range 
[CORtemp,index] = sort(COR); 
CORtemp = [CORtemp Pf/2]; 
redundancyID = [redundancyID(index) str2num([num2str(N),’10’])]; 
for i = 1:length(CORtemp)-1 
dyn_ranges = [dyn_ranges; [CORtemp(i)-N+1 redundancyID(i) ... 




dyn_ranges_loop = flipud(sortrows(dyn_ranges,5)); 
 
% The following statements set the maximum and minimum dynamic range based 
% on the current moduli set and the fact that the minimum dyanamic range 
% for an n-channel RSNS is always larger than the minimum dynamic range for 
% an (n-1)-channel RSNS. 
 
% new algorithm steps 
m_i = sortedBin(:,1:N).*fliplr(repmat(modli,max(size(binNum)),1)); 
%m_i = sortedBin(:,1:N).*(repmat(modli,max(size(binNum)),1)); %Wrong 
j=find(m_i==0); 
m_i(j) = 1; 
prod_m_i = prod(m_i,2); 
prod_m_j = prod(modli)./prod_m_i; 
 
redundancy_len = 2*N*prod_m_j; 
case_max_dynrange = N*prod_m_i+redundancy_len-1; 









[I,J] = find(redundancy_len<MAX_DYNRANGE); 
 
sortedBin(:,N+3) = prod_m_i; 
sortedBin(:,N+4) = prod_m_j; 
sortedBin(:,N+5) = redundancy_len; 
sortedBin(:,N+6) = case_max_dynrange; 
sortedBin(I,N+7) = 1; 
 
%MIN_DYNRANGE_limits = [1 1 42 116 419 1615]; % values are from 
previous runs 
 
%if N > length(MIN_DYNRANGE_limits) 
% MIN_DYNRANGE = 
MIN_DYNRANGE_limits(length(MIN_DYNRANGE_limits)); 
%else 
% MIN_DYNRANGE = MIN_DYNRANGE_limits(N); 
%end 
 
% This loop calculates all redundancies for all cases by calling the 
% function CalculateRedundancies and stores them in a matrix 
redundancy_vector = []; 
for i = 1:length(I) 




% These statements sort the redundancies and removes redundant COR. 
% The first sorts the vectors by increasing COR then sorts 
% by increasing Start. The next finds the unique COR with the largest 
Start, 
% which chooses the “smallest” redundancy for each COR (the others do not 
% affect the Dynamic Range. The next keeps only those vectors found in the 
% previous step. The last statement adds a counter column to the matrix. 
temp_vector = sortrows(redundancy_vector,[2 1]); [B,I,J] 




%redundancy_vector = [redundancy_vector 
[1:length(redundancy_vector)]’]; 
 
% This next section searches through the matrix of redundancies to find 
% consecutive redundancies. Once consecutive redundancies are found, the 
% number of vectors between the endpoints of the redundancies is a 
% potential dynamic range. The largest string of such vectors is the 
% dynamic range. The search routine finds all intervals and then 
chooses 
% the largest one(s) as the dynamic range. 
 
% find the first redundancy 
%interval_start = redundancy_vector(1,:); 
%start_pointer = 2; 
 
% loop through all of the redundancies and compute the distance bewteen the 
% start and end points of consecutive redundancies (intervals) 
% which are all potential dynamic ranges 
 
len = size(redundancy_vector,1); 
redundancy_vector = sortrows(redundancy_vector,3); 
diff_vector = redundancy_vector(1:len-1,1)-redundancy_vector(2:len,1); 
f = find(diff_vector>=0); 
while isempty(f)~=1 
redundancy_vector(f+1,:)=[]; 




f = find(diff_vector>=0); 
end 
 
%intervals = redundancy_vector; 
 
% This section computes the sizes of the intervals and keeps only the 
% largest intervals which are the dynamic ranges len = 
length(redundancy_vector); 
interval_sizes = [redundancy_vector(1:len-1,1)+1 
redundancy_vector(1:len-1,4:end) ... 
redundancy_vector(2:len,3)-1 redundancy_vector(2:len,4:end)]; 
interval_sizes(:,end+1) = (redundancy_vector(2:len,3)-1)- 
(redundancy_vector(1:len-1,1)+1)+1; 
 





[rows,cols] = size(dynamic_range1); 
dynamic_range = [dynamic_range1 repmat([MAX_DYNRANGE 
max_dynrange_case],rows,1)]; 
 
% generating a shapefile for plotting all dynamic ranges 













APPENDIX C.  MATLAB CODE TO COMPUTE THE ADC 




% This MATLAB code performs the calculation of the ADC’s dynamic parameters.   
% First data is read from a text file. If spectral averaging is used, then 
% adjust the value of the for loop.  After the data are read, FFT is 
% performed on each set of sampled signals. The average of the is 
% calculated and used for the calculation of SINAD, THD and ENOB. The code 
% execution pauses to determine the values for harmonic distortions. These 
% values are entered in P_thd vector. After entering the values, the code 
% will continue to execute the calculation of dynamic parameters.  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%% 
% Lt. Mylene R. Arvizo 
% Electrical and Computer Engineering Department 
% Naval Postgraduate School 
% 
% Modified by 1stLT Erdal Arslan 
% Electronic Warfare in Systems Engineering 




% Read data from file 
nbits = 8; 
m = 2;          % specify number if columns 
num_samples = 2048;     % number of samples 
fsample = 4E5; 
T=1/fsample; 
fo = 20000; 
time = 0:T:(num_samples-1)*T; 
freq = [0:num_samples/2 - 1].*fsample/num_samples; 
  
% Create cells for data 
Binary_Data = zeros(num_samples, 40); 
Quantized_Data = zeros(num_samples, 40); 
sig_fft = zeros(num_samples); 
sig_blackmanharris = zeros(num_samples,40); 
sig_fft_blackmanharris = zeros(num_samples,40); 




% read and process 40 sets of sampled data 
for i = 1:40 
    a = int2str(i); 
    b = ‘test_LVM_.txt’;  %change filename here  
    filename = strcat(a,b); 
    fid = fopen(filename); 
    Data = textscan(fid, ‘%14f%14f’, num_samples); 
    Data(:,[1])=[]; % Remove column 1 
    Data_cell_array{i,:} = Data{1,:}; 
    Data_Sc = Data{1,:}; 
    Data_Array = horzcat(Data_Sc, Data_Array); 
  
  
% Convert the signal to analog 
Quantized_Data(1:num_samples,i) = (Data_Array(:,i)).*(1.0/239); 
 
% Use BlackmanHarris/Hamming/Hanning Window  
sig_blackmanharris(1:num_samples,i) = Quantized_Data(1:num_samples,i)... 
    .*blackmanharris(num_samples); 
  
% Perform FFT on the signals  






% Calculate mean of each frequency component 
%sig_ave_blackmanharris = mean(sig_fft_blackmanharris’); 
  
% Calculate magnitude squared spectrum 
spectP_sig = (sig_fft.*sig_fft); 
spectP_sig_blackmanharris = (sig_fft_blackmanharris.*sig_fft_blackmanharris); 
spectP_ave_blackmanharris = mean(spectP_sig_blackmanharris’); 
  
% find maximum other than DC 
max_sig = max(spectP_sig(5:num_samples/2)); 
max_blackmanharris = max(spectP_ave_blackmanharris(5:num_samples/2)); 
  
% normalize mean data 
ave_norm_fft_sig = spectP_sig./max_sig; 




% Plot Signals from normalized blackmanharris window  
figure(1) 
plot(freq(4:num_samples/2)/500, 10*log10(ave_norm_fft_blackmanharris... 
    (4:num_samples/2)));  






% Plot Signal magnitude spectrum without window 
figure(2) 
plot(freq(2:num_samples/2)/500, 10*log10(spectP_sig(2:num_samples/2)), ‘r’);  






% magnitude squared spectrum without window 
figure(3) 
plot(freq(2:num_samples/2)/500, 10*log10(ave_norm_fft_sig(2:num_samples/2)), ‘r’); 






% power spectrum with and without spectral averaging 
figure(4) 
plot(freq(2:num_samples/2)/500, 10*log10(spectP_sig(2:num_samples/2)),’r’,... 




























%calculate noise floor 
noise_floor_M2 = 10*log10(3*num_samples/8) + 6.02*log2(239) 
noise_floor_MC = 10*log10(num_samples/2) + 1.76 + 6.02*log2(239)  
  
  
%Calculate dynamic parameters 
SNR_db = 6.02*log2(239) + 1.76 
THD_db = 20*log10(sqrt(sum(P_thd))) 
THD_sig_db = 20*log10(sqrt(sum(P_thd_sig))) 
SINAD_db = -20*log10(sqrt((10^-(SNR_db/10) + 10^(THD_db/10)))) 
SINAD_sig_db = -20*log10(sqrt((10^-(SNR_db/10) + 10^(THD_sig_db/10)))) 
ENOB = (SINAD_db - 1.76)/6.02 
ENOB_sig = (SINAD_sig_db - 1.76)/6.0206 
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